Transparent Malware Debugging on x86 and ARM

Zhenyu Ning and Fengwei Zhang

COMPASS Lab Wayne State University

April 27, 2018

◆□▶ ◆□▶ ★ 三▶ ★ 三▶ ・ 三 ・ のへで

Outline



- Introduction
- Background
- Towards Transparent Malware Analysis
 - MalT on x86 Architecture
 - Ninja on ARM Architecture
- Conclusions

Outline



► Introduction

Background

Towards Transparent Malware Analysis

- MalT on x86 Architecture
- Ninja on ARM Architecture
- Conclusions





What is transparent malware analysis?







What is transparent malware analysis?


- Analyzing the malware without being aware.
- "Transparent" means that the malware cannot detect it.






Why transparency is important?






Evasive Malware





Evasive Malware









What is the current state of malware analysis systems?
















- Unarmed to anti-virtualization or anti-emulation techniques.
- Large performance overhead.









► Unable to handle malware with high privilege (e.g. rootkits).

・ロト ・ 一下・ ・ 日 ・ ・ 日 ・





What makes a transparent malware analysis system?



Transparency Requirements



An Environment that provides the access to the states of the target malware.

An Analyzer which is responsible for the further analysis of the states.

Transparency Requirements



- An Environment that provides the access to the states of the target malware.
 - It is isolated from the target malware.
 - ▶ It exists on an off-the-shelf (OTS) bare-metal platform.
- An Analyzer which is responsible for the further analysis of the states.

Transparency Requirements



- An Environment that provides the access to the states of the target malware.
 - It is isolated from the target malware.
 - ► It exists on an off-the-shelf (OTS) bare-metal platform.
- An Analyzer which is responsible for the further analysis of the states.
 - It should not leave any detectable footprints to the outside of the environment.

Outline



Introduction

Background

Towards Transparent Malware Analysis

- MalT on x86 Architecture
- Ninja on ARM Architecture

Conclusions

System Management Mode



System Management Mode (SMM) [1] is special CPU mode existing in x86 architecture, and it can be used as a hardware isolated execution environment.

- Originally designed for implementing system functions (e.g., power management)
- Isolated System Management RAM (SMRAM) that is inaccessible from OS
- Only way to enter SMM is to trigger a System Management Interrupt (SMI)
- Executing RSM instruction to resume OS (Protected Mode)



ARM TrustZone technology [2] divides the execution environment into a secure domain and a non-secure domain.

- The RAM is partitioned to secure and non-secure regions.
- The interrupts are assigned into the secure or non-secure group.
- Secure-sensitive registers can only be accessed in secure domain.
- ► Hardware peripherals can be configured as secure access only.

PMU and ETM



- The Performance Monitor Unit (PMU) [3, 4] leverages a set of performance counter registers to count the occurrence of different CPU events.
- The Embedded Trace Macrocell (ETM) [5] traces the instructions and data of the system, and output the trace stream into pre-allocated buffers on the chip.
- The PMU exists in both x86 and ARM architecture while the ETM is ARM special hardware.


Outline



- Introduction
- Background
- Towards Transparent Malware Analysis
 - MalT on x86 Architecture [S&P'15]
 - Ninja on ARM Architecture [USENIX Security'17]
- Conclusions

Towards Transparent Malware Analysis






э

・ロト ・回ト ・モト ・モト

MalT on x86 Architecture





◆□ → ◆□ → ◆三 → ◆三 → ◆○ ◆

MalT — Performance



- Testbed Specification
 - Motherboard: ASUS M2V-MX_SE
 - CPU: 2.2GHz AMD LE-1250
 - Chipset: AMD k8 Northbridge + VIA VT 8237r Southbridge
 - BIOS: Coreboot + SeaBIOS

MalT — Performance



Table: SMM Switching and Resume (Time: μs)

Operations	Mean	STD	95% CI
SMM switching	3.29	0.08	[3.27, 3.32]
Command and BP checking	2.19	0.09	[2.15, 2.22]
Next SMI configuration	1.66	0.06	[1.64, 1.69]
SMM resume	4.58	0.10	[4.55, 4.61]
Total	11.72		


(ロ) (部) (注) (注) (注) (注)



- High performance overhead on mode switch.
- Unprotected modified registers.
- Vulnerable to external timing attack.

Ninja on ARM Architecture







- Use TrustZone as the isolated execution environment.
- The debug subsystem is similar to MaIT while the trace subsystem is immune to timing attacks.
- Modified registers are protected via hardware traps.

Ninja — Performance



- Testbed Specification
 - ARM Juno v1 development board
 - A dual-core 800 MHZ Cortex-A57 cluster and a quad-core 700 MHZ Cortex-A53 cluster
 - ► ARM Trusted Firmware (ATF) [6] v1.1 and Android 5.1.1

Ninja — Performance



Table: Performance Scores Evaluated by CF-Bench [7]

	Nativ	e Scores	Java Scores		Overall Scores	
	Mean	Slowdown	Mean	Slowdown	Mean	Slowdown
Tracing Disabled	25380		18758		21407	
Instruction Tracing	25364	1×	18673	1×	21349	1×
System call Tracing	25360	1×	18664	1×	21342	1×
Instruction Tracing	6452	4x	122	154×	2654	8x



Table: Time consumption of domain switching (Time: μs)

ATF Enabled	Ninja Enabled	Mean	STD	95% CI
×	×	0.007	0.000	[0.007, 0.007]
\checkmark	×	0.202	0.013	[0.197, 0.207]
\checkmark	\checkmark	0.342	0.021	[0.334, 0.349]



Ninja — Limitation

- OS-related tracing requires software-based approach to fill semantic gaps, which involves performance overhead.
- Malware may intentionally enable the ETM or PMU to detect the analysis system.
- Hardware traps can only protect the system instruction access to the registers.

Outline



- Introduction
- Background
- Towards Transparent Malware Analysis
 - MalT on x86 Architecture
 - Ninja on ARM Architecture
- Conclusions





- We present MalT and Ninja, malware analysis systems in x86 and ARM architectures aiming for higher transparency.
- We consider the hardware-based approach provides better transparency than software-based approaches.
- To build a fully transparent malware analysis system, we are seeking for more hardware support.

Related Papers



- USENIX Security'17 Zhenyu Ning and Fengwei Zhang. Ninja: Towards Transparent Tracing and Debugging on ARM. In Proceedings of The 26th USENIX Security Symposium, Vancouver, BC, Canada, August 2017.
 - S&P'15 Fengwei Zhang, Kevin Leach, Angelos Stavrou, and Haining Wang. Using Hardware Features for Increased Debugging Transparency. In Proceedings of The 36th IEEE Symposium on Security and Privacy, San Jose, CA, May 2015.

References I



- Intel, "64 and IA-32 architectures software developer's manual: Volume 3C," https://software.intel.com/sites/default/files/managed/a4/60/325384-sdm-vol-3abcd.pdf.
- [2] ARM Ltd., "TrustZone Security Whitepaper," http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.prd29-genc-009492c/index.html.
- [3] —, "ARMv8-A Reference Manual," http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0487a.k/index.html.
- Intel, "64 and IA-32 architectures software developer's manual: Volume 3B," https://software.intel.com/sites/default/files/managed/a4/60/325384-sdm-vol-3abcd.pdf.
- [5] ARM Ltd., "Embedded Trace Macrocell Architecture Specification," http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0014q/index.html.
- [6] —, "ARM Trusted Firmware," https://github.com/ARM-software/arm-trusted-firmware.
- [7] Chainfire, "CF-Bench," https://play.google.com/store/apps/details?id=eu.chainfire.cfbench.

Thank you!



Questions?

zhenyu.ning@wayne.edu & fengwei@wayne.edu

http://compass.cs.wayne.edu

3


ヘロト ヘ部ト ヘヨト ヘヨト

Hardware Traps



Non-secure Domain


MRS X0, PMCR_EL0
MOV X1, #1
AND X0, X0, X1



イロト イロト イヨト イヨト 三日








Hardware Traps






<ロ> <部> < 部> < き> < き> < き</p>







æ

・ロト ・回ト ・ヨト ・ヨト